• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Many integrated circuits include a type of transistor known as a bipolar junction transistor, which has an emitter contact formed of polysilicon. Unfortunately, polysilicon has a relatively high electrical resistance that poses an obstacle to improving switching speed and current gain of bipolar transistors. Current fabrication techniques involve high temperature procedures that melt desirable low-resistance substitutes, such as aluminum, during fabrication. Accordingly, one embodiment of the invention provides an emitter contact structure that includes a polysilicon-carbide layer and a low-resistance aluminum, gold, or silver member to reduce emitter resistance. Moreover, to overcome manufacturing difficulties, the inventors employ a metal-substitution technique, which entails formation of a polysilicon emitter, and then substitution of metal for the polysilicon.
    公开号:US20010003667A1
    申请号:US09/069,668
    申请日:1998-04-29
    公开日:2001-06-14
    发明作者:Kie Y. Ahn；Leonard Forbes
    申请人:Micron Technology Inc；
    IPC主号:H01L29-66287
    专利说明:
    [0001] The present invention concerns integrated circuits, particularly fabrication methods, structures, and circuits for bipolar transistors. [0001]
    [0002] Integrated circuits, the key components in thousands of electronic and computer products, are interconnected networks of electrical components fabricated on a common foundation, or substrate. Fabricators typically use various techniques, such as layering, doping, masking, and etching, to build thousands and even millions of microscopic transistors, resistors, and other electrical components on a silicon substrate, known as a wafer. The components are then “wired,” or interconnected, together to define a specific electric circuit, such as a computer memory, microprocessor, or logic circuit. [0002]
    [0003] Many integrated circuits include a common type of transistor known as a bipolar transistor or bipolar junction transistor. The bipolar transistor has three terminals, or contacts: a base, a collector, and an emitter. In digital integrated circuits, such as memories, microprocessors, and logic circuits which operate with electrical signals representing ones and zeroes, the bipolar transistor behaves primarily as a switch, with the base serving to open and close an electrical connection between its collector and emitter. Closing the switch essentially requires applying a certain current to the base, and opening it requires applying a reverse current. [0003]
    [0004] One class of bipolar transistor problems concerns the structure, composition, and fabrication of its emitter contact. This contact is a highly conductive structure that facilitates electrical connection of the emitter region of the transistor to other parts of a circuit. Conventional emitter contacts are formed from polysilicon using a self-aligned bipolar technology, a simple fabrication technique which accurately aligns the polysilicon base and emitter contacts of bipolar transistors. The self-aligned bipolar technology is widely used not only because of its simplicity, but because it yields bipolar transistors with shallow emitters and bases which in turn provide good switching speed and current gain. Yet, in looking to the future, the polysilicon emitter contacts, which have a higher than desirable electrical resistance, stand in the way of better switching speed and current gain ---two criteria important to the development of faster computers and other devices that use integrated circuits. [0004]
    [0005] One promising solution to this problem is to form the emitter contact from a material with less resistance than polysilicon. For example, aluminum has about one-tenth the resistance of polysilicon. However, the 650° C. melting temperature of aluminum is less than some temperatures inherent to the self-aligned bipolar technology. In particular, the conventional self-alignment technique includes outdiffusion and emitter-driving steps that require heating the emitter contact to 900-1000° C., which would undoubtedly melt an aluminum emitter contact. [0005]
    [0006] Accordingly, there is a need not only for bipolar transistors with lower, emitter-contact resistance, but also for methods of making them. [0006] SUMMARY OF THE INVENTION
    [0007] To address this and other needs, the inventors have developed bipolar transistor with low-resistance, aluminum, silver, and gold emitter contacts, as well as methods for making them. One method embodiment forms a conventional bipolar transistor with a polysilicon emitter contact, and then substitutes at least a portion of the polysilicon emitter contact with either aluminum, silver, or gold, to reduce its resistance and thereby provide superior switching speed and current gain. [0007]
    [0008] In an exemplary embodiment, the substitution of aluminum for the polysilicon emitter contact entails depositing aluminum on the polysilicon contact and then annealing the resulting structure to urge cross-diffusion of the aluminum and the polysilicon. The cross-diffusion ultimately displaces substantially all of the polysilicon with aluminum, leaving behind a low resistance aluminum contact. Another facet of the invention include a heterojunction bipolar transistor with a low-resistance emitter contacts. And, still another is an integrated memory circuit which includes bipolar transistors with the low-resistance emitter contact. [0008] BRIEF DESCRIPTION OF THE DRAWINGS
    [0009] FIG. 1 is a cross-sectional view of an integrated-circuit assembly in fabrication; [0009]
    [0010] FIG. 2 is a cross-sectional view of the FIG. 1 integrated-circuit assembly after opening a window [0010] 20 in layers 16 and 18;
    [0011] FIG. 3 is a cross-sectional view of the FIG. 2 assembly after forming extrinsic base regions [0011] 22 a-22 b, hole 23, insulative sidewalls 24 a and 24 b, and intrinsic base region 26;
    [0012] FIG. 4 is a cross-sectional view of the FIG. 3 assembly after forming a two-layer polysilicon structure comprising layers [0012] 28 a and 28 b;
    [0013] FIG. 5 is a cross-sectional view of the FIG. 4 assembly after forming layers [0013] 32 and 34 on polysilicon structure 28;
    [0014] FIG. 6 is a cross-sectional view of the FIG. 5 assembly after substituting metal from layer [0014] 32 with polysilicon structure 28 to produce a metal emitter contact 32′; and
    [0015] FIG. 7 is a block diagram of a generic dynamic-random-access-memory circuit that incorporates bipolar transistors having low-resistance emitter contacts according to the present invention. [0015] DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
    [0016] The following detailed description, which references and incorporates FIGS. [0016] 1-7, describes and illustrates specific embodiments of the invention. These embodiments, offered not to limit but only to exemplify and teach the invention, are shown and described in sufficient detail to enable those skilled in the art to practice the invention. Thus, where appropriate to avoid obscuring the invention, the description may omit certain information known to those of skill in the art. Exemplary Fabrication Method and Structure for Bipolar Transistor with Low-Resistance Emitter Contact
    [0017] FIGS. [0017] 1-6 show a number of exemplary integrated-circuit assemblies, which taken collectively and sequentially illustrate the exemplary method of making a bipolar transistor with a low-resistance emitter contact. In particular, FIGS. 1-3 depict part of a conventional method of making a standard double-polysilicon, self-aligned bipolar transistor, and FIGS. 4-6 illustrate an extension to the process that ultimately yields an exemplary structure for a bipolar transistor which has a metal emitter contact, and therefore provides a lower emitter resistance and higher current gain than conventional bipolar transistors which have polysilicon emitter contacts.
    [0018] More specifically, as shown in FIG. 1, the conventional process begins with an n-type silicon substrate [0018] 12. The term “substrate,” as used herein, encompasses a semiconductor wafer as well as structures having one or more insulative, semi-insulative, conductive, or semiconductive layers and materials. Thus, for example, the term embraces silicon-on-insulator, silicon-on-sapphire, and other advanced structures.
    [0019] The method then forms a buried collector [0019] 14 and local oxidation regions 15 a and 15 b in substrate 12. Local oxidation preferably follows a LOCOS isolation process. Afterward, the method grows or deposits a heavily p-type doped (P+) polysilicon layer 16 on the substrate. Polysilicon layer 16 may be doped during the deposition (in situ) or through an implantation procedure after deposition. An insulative layer 18, such as silicon dioxide, is then deposited or grown on polysilicon layer 16.
    [0020] In FIG. 2, the method opens a window [0020] 20 through insulative layer 18 and polysilicon layer 16, exposing a portion of underlying substrate 12 and thus defining an active region 20 a of substrate 12. This procedure, which entails etching through layers 16 and 18 down to substrate 12, effectively divides polysilicon layer 16 into left and right segments 16 a and 16 b that will serve as base contacts. As known in the art, the position of window 20 is important to the self-alignment of the base and emitter contacts. If the overlap of segments 16 a and 16 b with the active region 20 a is too large, the resulting bipolar transistor will suffer from an overly large base-collector capacitance and a consequent reduction of switching speed. On the other hand, if the overlap is too small, the resulting transistor will be fatally flawed, since inevitable lateral encroachment of oxide regions 15 a and 15 b will eliminate the base contact with region 20 a and thwart transistor operation.
    [0021] In FIG. 3, the method outdiffuses extrinsic base [0021] 22 a and 22 b from polysilicon segments 16 a and 16 b. As known in the art, this is a high temperature procedure generally requiring temperatures in the range of 900-1000° C. After this, an insulative layer 24 is grown or deposited on segments 16 a- 16 b and active region 20 a, and subsequently etched back to substrate 12, leaving oxide sidewall spacers 24 a and 24 b and a hole 23. The method then implants, through hole 23, an intrinsic p-type base region 26 between extrinsic bases 22 a and 22 b.
    [0022] The conventional method would next entail forming a heavily n-type doped (n+) polysilicon emitter contact within hole [0022] 23 and then out-diffusing some of the n+ dopant into base region 26 to form an n+ emitter region. However, in contrast to this conventional approach which yields a polysilicon emitter contact having higher-than-desirable emitter contact resistance, the exemplary method, as FIG. 4 shows, forms a two-layer polysilicon structure 28 in hole 23, comprising a metal-diffusion-barrier layer 28 a on base region 26 and a doped polysilicon layer 28 b on barrier layer 28 a. After forming n+ emitter region 30 in base region 26 through out-diffusion as would the conventional process, the method substitutes metal for at least a portion of polysilicon layer 28 b to form a low-resistance emitter contact 32′.
    [0023] More specifically, after forming hole [0023] 23 and sidewall spacers 24 a and 24 b, the exemplary method forms diffusion barrier layer 28 a in hole 23 on emitter region 28. Layer 28 a is preferably 200-300 Angstroms thick and comprises heavily n-type doped (n+ ) polysilicon carbide (SiC), with 50 percent carbon. In other embodiments, diffusion barrier layer 28 a consists of microcrystalline silicon carbide, polycrystalline silicon oxycarbide, titanium nitride, amorphous silicon, or other suitable metal-diffusion-barring material.
    [0024] After formation of diffusion layer [0024] 28 a, the method forms polysilicon layer 28 b with a silane precursor to a desired thickness of 500 nanometers. In the exemplary embodiment, layers 28 a and 28 b are formed in a continuous polysilicon deposition procedure, initially depositing polysilicon with a carbon additive to form layer 28 a and subsequently discontinuing the additive to form layer 28 b. For further details on the formation of the exemplary diffusion barrier, refer to H. Moller, et al., “In-situ P- and N- Doping of Low-Temperature Grown Beta-SiC Epitaxial Layers on Silicon,” (Proceedings of International Conference on Silicon Carbide and Related Materials, pp. 497-500, 1996. IOP Publishing, United Kingdom) which is incorporated herein by reference. In addition, see Z. A. Shafi et al., “Poly-crystalline Silicon-Carbide (SiCarb) Emitter Bipolar Transistors,” IEEE Bipolar Circuits and Technology Meeting, Minneapolis, Minn. pp. 67-70, 1991, which is also incorporated herein by reference.
    [0025] Next, the method substitutes metal, preferably an aluminum alloy, for polysilicon layer [0025] 28 b to form metal emitter contact 32′. FIG. 5 shows that, in the exemplary embodiment, this entails forming a one-half-micron-thick metal layer 32, consisting of an aluminum alloy having 0.3-4.0 percent copper and 0.3-1.6 percent silicon, over polysilicon layer 28 b by a deposition technique such as evaporation or sputtering. The method then entails formation of a 0.1-0.2 micron-thick, titanium layer 34 on metal layer 32, again preferably using a deposition technique. In other embodiments, layer 34 is between 20 and 250 nanometers thick and comprises zirconium or hafnium, instead of titanium. Layer 34, which is optional, reduces the temperature and time necessary to complete the next step, which forces a metal-substitution reaction between metal layer 32 and polysilicon layer 28 b.
    [0026] To force this reaction between aluminum and polysilicon, the exemplary method heats, or anneals, the integrated-circuit assembly to 450° C. in a nitrogen, forming gas, or other non-oxidizing atmosphere for approximately 60 minutes. Heating urges diffusion of metal layer [0026] 32 into polysilicon layer 28 b and vice versa. ultimately substituting polysilicon layer 28 b with metal from metal layer 32, an aluminum alloy in the exemplary embodiment. This substitution process is bounded at the interface of polysilicon layer 28 b and metal-diffusion barrier 28 a. The annealing process yields a superficial by-product of polysilicon and titanium silicide. Removing the by-product by chemical mechanical polishing or other suitable planarization techniques leaves a metal emitter contact 32′, as shown in FIG. 6.
    [0027] Other embodiments of the bipolar transistor and fabrication method form emitter contact [0027] 32′ from metals other than the exemplary aluminum alloy. For example, other embodiments form the emitter contact from more conductive, but costlier metals, such as gold and silver. In these embodiments, layer 28 b comprises a polycrystalline silicon-germanium alloy with 10 to 60 percent germanium.
    [0028] These embodiments require different annealing temperatures to effect the metal substitution reaction. In general, the annealing, or substitution, temperature should not exceed the eutectic temperature of the metallic system comprising metal layer [0028] 32 and layer 28 b. To form a gold gate contact one would form layer 32 from gold and anneal at approximately 300° C., and to form a silver gate contact one would form layer 32 from silver and anneal at approximately 500-600° C. These embodiments also use zirconium, which has a lower solubility than titanium and hafnium in silver and gold, to form optional layer 34.
    [0029] Changing the composition of layer [0029] 28 b will also affect the annealing temperature. For example, layer 28 b may comprise polysilicon and germanium, not just polysilicon. In the aluminum embodiment, this change reduces the anneal temperature to approximately 400° C., instead of 450° C.
    [0030] In addition, other embodiments omit barrier layer [0030] 28 a. In contrast to the exemplary embodiment where this layer not only prevents diffusion of emitter metal into base and emitter regions 26 and 30, but also facilitates control of the metal-substitution process, embodiments lacking barrier layer 28 a are somewhat less reliable and more difficult to make.
    [0031] Furthermore, the methods described above to fabricate a bipolar transistor with a metal emitter contact are useful to form silicon-germanium (SiGe) heterojunction bipolar transistors suitable for RF wireless applications. In RF applications, reducing emitter resistance to avoid emitter degeneration and its attendant current-gain reductions is generally more important than in other applications, such as digital memory and logic circuits. These SiGe heterojunction transistors are similar in structure and composition to assembly [0031] 10, except that base region 26 consists of a uniform or graded silicon-germanium Si1−xGex composition, where x is a variable. For the graded base composition, x varies with depth, preferably increasing with distance from emitter 30. Exemplary Embodiment of an Integrated Memory Circuit Incorporating the Bipolar Transistor with Low-Resistance Emitter Contact
    [0032] FIG. 7 shows one example of the unlimited number of applications for transistors having the low-resistance emitter structure of the present invention: a generic integrated memory circuit [0032] 40. Memory circuit 40 includes a number of subcircuits, which comprise one or more bipolar transistors. More precisely, circuit 40 includes a memory array 42 which comprises a number of memory cells 43, a column address decoder 44, and a row address decoder 45, bit lines 46, word lines 47, and voltage-sense-amplifier circuit 48 coupled in conventional fashion to bit lines 46.
    [0033] In the exemplary embodiment, each of the memory cells, the address decoders, and the amplifier circuit includes one or more bipolar transistors that has the low-resistance emitter structure of the present invention. However, in other embodiments, only one of the components, for example, memory array [0033] 42 or voltage-sense-amplifier circuit 48, includes bipolar transistors with the low-resistance emitter structure. Circuit 40 operates according to well-known and understood principles. CONCLUSION
    [0034] The present invention provide practical structures, fabrication methods, and circuits for bipolar transistors with low-resistance emitter contacts of aluminum. silver, gold, or other metals. One method embodiment forms a polysilicon emitter contact self-aligned with polysilicon base contacts and then replaces or substitutes at least a portion of the polysilicon emitter contact with aluminum, not only forming a low-resistance aluminum contact, but also precluding exposure of the aluminum contact to the aluminum-melting temperatures occurring during emitter and base formation. [0034]
    [0035] The embodiments described above are intended only to illustrate and teach one or more ways of practicing or implementing the present invention, not to restrict its breadth or scope. The actual scope of the invention, which embraces all ways of practicing or implementing the invention, is defined only by the following claims and their equivalents. [0035]
    权利要求:
    Claims (31)
    [1" id="US-20010003667-A1-CLM-00001] 1. A method of making an emitter contact for an emitter region of a bipolar transistor, the method comprising:
    forming a polysilicon structure on an emitter region position; and
    substituting metal for at least a portion of the polysilicon structure.
    [2" id="US-20010003667-A1-CLM-00002] 2. The method of
    claim 1 further including forming an emitter region at the emitter region position after forming the polysilicon structure.
    [3" id="US-20010003667-A1-CLM-00003] 3. The method of
    claim 2 wherein the polysilicon structure includes a doped layer and forming the emitter region comprises outdiffusing dopant from the doped layer to the emitter region position.
    [4" id="US-20010003667-A1-CLM-00004] 4. The method of
    claim 1 , wherein forming the polysilicon structure on an emitter region position comprises:
    forming a diffusion barrier layer; and
    forming a polysilicon layer on the diffusion barrier layer.
    [5" id="US-20010003667-A1-CLM-00005] 5. The method of
    claim 4 , wherein the diffusion barrier layer comprises at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride.
    [6" id="US-20010003667-A1-CLM-00006] 6. The method of
    claim 4 , wherein the polysilicon layer includes polysilicon and germanium.
    [7" id="US-20010003667-A1-CLM-00007] 7. The method of
    claim 1 wherein substituting metal for the polysilicon structure comprises substituting metal for substantially all of the polysilicon structure.
    [8" id="US-20010003667-A1-CLM-00008] 8. The method of
    claim 1 wherein substituting metal for at least a portion of the polysilicon structure, comprises:
    depositing metal on the polysilicon structure; and
    urging diffusion of the deposited metal into the polysilicon structure.
    [9" id="US-20010003667-A1-CLM-00009] 9. The method of
    claim 8 , wherein urging diffusion of the deposited metal and the polysilicon structure comprises heating the deposited metal and the polysilicon structure.
    [10" id="US-20010003667-A1-CLM-00010] 10. The method of
    claim 1 wherein substituting metal for at least a portion of the polysilicon structure comprises:
    forming a metal layer on the polysilicon structure; and
    heating the metal layer and the polysilicon structure.
    [11" id="US-20010003667-A1-CLM-00011] 11. The method of
    claim 1 wherein the metal comprises at least one of aluminum, gold, and silver.
    [12" id="US-20010003667-A1-CLM-00012] 12. A method of making an emitter contact for a bipolar transistor, the method comprising:
    forming a polysilicon structure on a layer of the transistor, the polysilicon structure including:
    a diffusion barrier layer on the layer; and
    a polysilicon layer on the diffusion barrier layer; and
    substituting metal for at least a portion of the polysilicon layer.
    [13" id="US-20010003667-A1-CLM-00013] 13. The method of
    claim 12 , wherein the polysilicon layer includes a dopant.
    [14" id="US-20010003667-A1-CLM-00014] 14. The method of
    claim 12 , wherein the diffusion barrier layer comprises at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride, and the polysilicon layer includes polysilicon and germanium.
    [15" id="US-20010003667-A1-CLM-00015] 15. The method of
    claim 12 wherein substituting metal for the polysilicon layer comprises substituting metal for substantially all of the polysilicon layer.
    [16" id="US-20010003667-A1-CLM-00016] 16. The method of
    claim 12 wherein substituting metal for at least a portion of the second polysilicon layer, comprises:
    depositing metal on the polysilicon layer; and
    heating the deposited metal and the polysilicon layer.
    [17" id="US-20010003667-A1-CLM-00017] 17. The method of
    claim 12 wherein the metal comprises at least one of aluminum, gold, and silver.
    [18" id="US-20010003667-A1-CLM-00018] 18. A method of making an emitter contact for a bipolar transistor, the method comprising:
    forming a polysilicon structure on a layer of the transistor, the polysilicon structure including a doped diffusion barrier layer on the layer and a polysilicon layer on the diffusion barrier layer;
    depositing metal including at least one of aluminum, gold, and silver on the polysilicon layer; and
    heating at least the deposited metal and the polysilicon structure to urge diffusion of the deposited metal into the polysilicon layer.
    [19" id="US-20010003667-A1-CLM-00019] 19. The method of
    claim 18 , wherein the diffusion barrier layer comprises at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride.
    [20" id="US-20010003667-A1-CLM-00020] 20. A method of making a metal contact for a bipolar transistor, the method comprising:
    forming a polysilicon structure on a layer of the transistor; and
    substituting metal for at least a portion of the polysilicon structure.
    [21" id="US-20010003667-A1-CLM-00021] 21. The method of
    claim 20 further including forming an emitter region in the layer underneath and in contact with the polysilicon structure.
    [22" id="US-20010003667-A1-CLM-00022] 22. The method of
    claim 21 wherein the polysilicon structure includes a doped layer contacting a region of the layer and forming the emitter region comprises diffusing dopant from the doped layer into the region.
    [23" id="US-20010003667-A1-CLM-00023] 23. A method of making a bipolar transistor having self-aligned base contacts and self-aligned metal emitter contact, the method comprising:
    forming first and second polysilicon base contacts on a semiconductive layer, the contacts spaced apart to define an active region in the semiconductive layer;
    outdiffusing dopant from the first and second base contacts into the semiconductive layer to form extrinsic base regions aligned with the base contacts;
    implanting an intrinsic base region in the active region;
    forming a doped polysilicon structure on the intrinsic base region;
    forming an emitter region self-aligned with the doped polysilicon structure by outdiffusing dopant from the doped polysilicon structure into the intrinsic base region; and
    substituting metal for at least a portion of the polysilicon structure after forming the emitter region, thereby forming a metal emitter contact self-aligned with the emitter region.
    [24" id="US-20010003667-A1-CLM-00024] 24. The method of
    claim 23 :
    wherein the polysilicon structure includes:
    a doped diffusion barrier layer on the intrinsic base region; and
    a polysilicon layer on the doped diffusion barrier layer; and
    wherein substituting metal for at least a portion of the polysilicon structure includes substituting metal for substantially all of the polysilicon layer.
    [25" id="US-20010003667-A1-CLM-00025] 25. The method of
    claim 24 , wherein the diffusion barrier layer comprises at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride, and the polysilicon layer includes polysilicon and germanium.
    [26" id="US-20010003667-A1-CLM-00026] 26. The method of
    claim 24 wherein substituting metal for substantially all of the polysilicon layer comprises:
    depositing metal on the polysilicon layer; and
    heating at least the deposited metal and the polysilicon layer to a predetermined temperature.
    [27" id="US-20010003667-A1-CLM-00027] 27. The method of
    claim 23 wherein the metal comprises at least one of aluminum, gold, and silver.
    [28" id="US-20010003667-A1-CLM-00028] 28. A method of reducing emitter resistance of a bipolar transistor, the method comprising:
    forming a bipolar transistor structure having a polysilicon emitter contact;
    substituting metal for at least a portion of the polysilicon emitter contact.
    [29" id="US-20010003667-A1-CLM-00029] 29. A silicon-germanium (SiGe) heterojunction bipolar transistor for RF wireless applications, the transistor comprising:
    a diffusion barrier layer contacting an emitter region and comprising at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride;
    a metal layer contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver; and
    a SiGe base region contacting the emitter region.
    [30" id="US-20010003667-A1-CLM-00030] 30. The SiGe heterojunction bipolar transistor of
    claim 29 wherein the base region has a graded silicon-germanium Si1−xGex composition, where x varies according to position along a depth dimension of the base region.
    [31" id="US-20010003667-A1-CLM-00031] 31. An integrated memory circuit comprising:
    a memory array having a plurality of memory cells;
    an address decoder coupled to the memory cells;
    a plurality of bit lines coupled to the memory cells;
    a voltage-sense-amplifier circuit coupled to the bit lines; and
    wherein at least one of the memory cells and the voltage-sense amplifier circuit includes a bipolar transistor comprising:
    a diffusion barrier layer contacting an emitter region and comprising at least one of the following: a silicon carbide, a silicon oxycarbide, and a titanium nitride; and
    a metal layer contacting the diffusion barrier layer and comprising at least one of aluminum, gold, and silver.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6893933B2|2005-05-17|Bipolar transistors with low-resistance emitter contacts
    US5773350A|1998-06-30|Method for forming a self-aligned bipolar junction transistor with silicide extrinsic base contacts and selective epitaxial grown intrinsic base
    US6846710B2|2005-01-25|Method for manufacturing self-aligned BiCMOS
    US5439833A|1995-08-08|Method of making truly complementary and self-aligned bipolar and CMOS transistor structures with minimized base and gate resistances and parasitic capacitance
    US4808548A|1989-02-28|Method of making bipolar and MOS devices on same integrated circuit substrate
    US20030036237A1|2003-02-20|Transistor structure and method for making same
    US5432129A|1995-07-11|Method of forming low resistance contacts at the junction between regions having different conductivity types
    US5118634A|1992-06-02|Self-aligned integrated circuit bipolar transistor having monocrystalline contacts
    US6440810B1|2002-08-27|Method in the fabrication of a silicon bipolar transistor
    US5134454A|1992-07-28|Self-aligned integrated circuit bipolar transistor having monocrystalline contacts
    US5089428A|1992-02-18|Method for forming a germanium layer and a heterojunction bipolar transistor
    US4686763A|1987-08-18|Method of making a planar polysilicon bipolar device
    US5773340A|1998-06-30|Method of manufacturing a BIMIS
    EP0290763B1|1993-10-06|High performance sidewall emitter transistor
    US5443994A|1995-08-22|Method of fabricating a semiconductor device having a borosilicate glass spacer
    US4946798A|1990-08-07|Semiconductor integrated circuit fabrication method
    US6404038B1|2002-06-11|Complementary vertical bipolar junction transistors fabricated of silicon-on-sapphire utilizing wide base PNP transistors
    US5736447A|1998-04-07|Method for manufacturing a bipolar junction transistor having a polysilicon emitter
    US6767797B2|2004-07-27|Method of fabricating complementary self-aligned bipolar transistors
    US20030162350A1|2003-08-28|Method for producing a bipolar transistor
    Walczyk et al.1992|Tailoring interfacial oxide for polysilicon bit-cell contacts and emitters with In Situ vapor HF interface cleaning and polysilicon deposition in a 4 Mbit BiCMOS fast static RAM
    JP2886174B2|1999-04-26|Method for manufacturing semiconductor device
    KR100278874B1|2001-03-02|Semiconductor device
    JP2940492B2|1999-08-25|Semiconductor device and manufacturing method thereof
    US20060097243A1|2006-05-11|Semiconductor array and method for manufacturing a semiconductor array
    同族专利:
    公开号 | 公开日
    US6815303B2|2004-11-09|
    US7268413B2|2007-09-11|
    US6893933B2|2005-05-17|
    US20050023707A1|2005-02-03|
    US20050026381A1|2005-02-03|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US3932226A|1974-12-06|1976-01-13|Rca Corporation|Method of electrically interconnecting semiconductor elements|
    US4169000A|1976-09-02|1979-09-25|International Business Machines Corporation|Method of forming an integrated circuit structure with fully-enclosed air isolation|
    US4442449A|1981-03-16|1984-04-10|Fairchild Camera And Instrument Corp.|Binary germanium-silicon interconnect and electrode structure for integrated circuits|
    US4670297A|1985-06-21|1987-06-02|Raytheon Company|Evaporated thick metal and airbridge interconnects and method of manufacture|
    US4855252A|1988-08-22|1989-08-08|International Business Machines Corporation|Process for making self-aligned contacts|
    US4959705A|1988-10-17|1990-09-25|Ford Microelectronics, Inc.|Three metal personalization of application specific monolithic microwave integrated circuit|
    US5040049A|1989-01-04|1991-08-13|U.S. Philips Corporation|Semiconductor device and method of manufacturing a semiconductor device|
    US4857481A|1989-03-14|1989-08-15|Motorola, Inc.|Method of fabricating airbridge metal interconnects|
    US5148260A|1989-09-07|1992-09-15|Kabushiki Kaisha Toshiba|Semiconductor device having an improved air-bridge lead structure|
    US5187560A|1989-11-28|1993-02-16|Sumitomo Electric Industries, Ltd.|Ohmic electrode for n-type cubic boron nitride and the process for manufacturing the same|
    US5158986A|1991-04-05|1992-10-27|Massachusetts Institute Of Technology|Microcellular thermoplastic foamed with supercritical fluid|
    US5334356A|1991-04-05|1994-08-02|Massachusetts Institute Of Technology|Supermicrocellular foamed materials|
    US5308440A|1991-09-05|1994-05-03|Matsushita Electric Industrial Co., Ltd.|Method of making semiconductor device with air-bridge interconnection|
    US5593921A|1991-09-23|1997-01-14|Sgs-Thomson Microelectronics, Inc.|Method of forming vias|
    US5501645A|1991-10-24|1996-03-26|Aisin Aw Co., Ltd.|Control system for vehicular automatic transmissions with a quick-shift hydraulic system for manual shifting|
    US5516745A|1991-12-11|1996-05-14|Bend Research, Inc.|Nitrogen sorption|
    US5930668A|1991-12-31|1999-07-27|Intel Corporation|Process of fabricating embedded ground plane and shielding structures using sidewall insulators in high frequency circuits having vias|
    US5241193A|1992-05-19|1993-08-31|Motorola, Inc.|Semiconductor device having a thin-film transistor and process|
    US5705425A|1992-05-28|1998-01-06|Fujitsu Limited|Process for manufacturing semiconductor devices separated by an air-bridge|
    US5458702A|1992-06-30|1995-10-17|Alps Electric Co., Ltd.|Alloy powder, dispersion-type conductor using the same|
    US5268315A|1992-09-04|1993-12-07|Tektronix, Inc.|Implant-free heterojunction bioplar transistor integrated circuit process|
    US5563448A|1993-03-02|1996-10-08|Samsung Electronics Co., Ltd.|Ohmic contact structure of a highly integrated semiconductor device having two resistance control layers formed between a metal electrode and the substrate|
    US5391911A|1993-03-29|1995-02-21|International Business Machines Corporation|Reach-through isolation silicon-on-insulator device|
    US5539227A|1993-11-24|1996-07-23|Mitsubishi Denki Kabushiki Kaisha|Multi-layer wiring|
    US5454928A|1994-01-14|1995-10-03|Watkins Johnson Company|Process for forming solid conductive vias in substrates|
    US5930596A|1994-03-29|1999-07-27|Siemens Aktiengesellschaft|Semiconductor component for vertical integration and manufacturing method|
    US5798544A|1994-04-22|1998-08-25|Nec Corporation|Semiconductor memory device having trench isolation regions and bit lines formed thereover|
    US5925933A|1994-10-31|1999-07-20|International Business Machines Corporation|Interconnect structure using Al2 -Cu for an integrated circuit chip|
    US5516724A|1994-11-30|1996-05-14|Cornell Research Foundation, Inc.|Oxidizing methods for making low resistance source/drain germanium contacts|
    US5757072A|1994-12-19|1998-05-26|Martin Marietta Corporation|Structure for protecting air bridges on semiconductor chips from damage|
    US5796166A|1995-01-12|1998-08-18|Ibm Corporation|Tasin oxygen diffusion barrier in multilayer structures|
    US6150252A|1995-05-23|2000-11-21|Texas Instruments Incorporated|Multi-stage semiconductor cavity filling process|
    US5847439A|1995-06-07|1998-12-08|Micron Technology, Inc.|Integrated circuit having a void between adjacent conductive lines|
    US6180509B1|1995-07-28|2001-01-30|Stmicroelectronics, Inc.|Method for forming planarized multilevel metallization in an integrated circuit|
    US5753967A|1995-09-14|1998-05-19|Advanced Micro Devices, Inc.|Damascene process for reduced feature size|
    US6271551B1|1995-12-15|2001-08-07|U.S. Philips Corporation|Si-Ge CMOS semiconductor device|
    US5861340A|1996-02-15|1999-01-19|Intel Corporation|Method of forming a polycide film|
    US5798559A|1996-03-29|1998-08-25|Vlsi Technology, Inc.|Integrated circuit structure having an air dielectric and dielectric support pillars|
    US5710454A|1996-04-29|1998-01-20|Vanguard International Semiconductor Corporation|Tungsten silicide polycide gate electrode formed through stacked amorphous silicon multi-layer structure.|
    US5960313A|1996-05-16|1999-09-28|Lg Semicon Co., Ltd.|Metal wire of semiconductor device and method for forming the same|
    US5796151A|1996-12-19|1998-08-18|Texas Instruments Incorporated|Semiconductor stack having a dielectric sidewall for prevention of oxidation of tungsten in tungsten capped poly-silicon gate electrodes|
    US6157082A|1997-03-18|2000-12-05|Lucent Technologies Inc.|Semiconductor device having aluminum contacts or vias and method of manufacture therefor|
    US5925918A|1997-07-30|1999-07-20|Micron, Technology, Inc.|Gate stack with improved sidewall integrity|
    US5989718A|1997-09-24|1999-11-23|Micron Technology|Dielectric diffusion barrier|
    US5891797A|1997-10-20|1999-04-06|Micron Technology, Inc.|Method of forming a support structure for air bridge wiring of an integrated circuit|
    US5942799A|1997-11-20|1999-08-24|Novellus Systems, Inc.|Multilayer diffusion barriers|
    US5920121A|1998-02-25|1999-07-06|Micron Technology, Inc.|Methods and structures for gold interconnections in integrated circuits|
    US6265602B1|1998-03-06|2001-07-24|Basf Aktiengesellschaft|Method for hydrogenating aliphatic alpha-, omega-dinitriles|
    US6080646A|1998-04-18|2000-06-27|United Microelectronics Corp.|Method of fabricating a metal-oxide-semiconductor transistor with a metal gate|
    US6025261A|1998-04-29|2000-02-15|Micron Technology, Inc.|Method for making high-Q inductive elements|
    US6245663B1|1998-09-30|2001-06-12|Conexant Systems, Inc.|IC interconnect structures and methods for making same|
    US6211562B1|1999-02-24|2001-04-03|Micron Technology, Inc.|Homojunction semiconductor devices with low barrier tunnel oxide contacts|US6362065B1|2001-02-26|2002-03-26|Texas Instruments Incorporated|Blocking of boron diffusion through the emitter-emitter poly interface in PNP HBTs through use of a SiC layer at the top of the emitter epi layer|
    US6500756B1|2002-06-28|2002-12-31|Advanced Micro Devices, Inc.|Method of forming sub-lithographic spaces between polysilicon lines|
    WO2003007361A2|2001-07-13|2003-01-23|Infineon Technologies Ag|Method for producing a bipolar transistor comprising a polysilicon emitter|
    US20030080394A1|2001-10-31|2003-05-01|Babcock Jeffrey A.|Control of dopant diffusion from polysilicon emitters in bipolar integrated circuits|
    US20070007560A1|2005-07-07|2007-01-11|Micron Technology, Inc.|Metal-substituted transistor gates|
    US20070045752A1|2005-08-31|2007-03-01|Leonard Forbes|Self aligned metal gates on high-K dielectrics|
    US20080191245A1|2004-03-10|2008-08-14|Griglione Michelle D|Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Bipolar Junction Transistor|
    US20100008122A1|2008-07-09|2010-01-14|Infineon Technologies Ag|Memory Device And Method For Making Same|
    US7709402B2|2006-02-16|2010-05-04|Micron Technology, Inc.|Conductive layers for hafnium silicon oxynitride films|
    WO2011149898A3|2010-05-25|2012-06-14|Saudi Arabian Oil Company|Surface detection of failed open-hole packers using tubing with external tracer coatings|US3571674A|1969-01-10|1971-03-23|Fairchild Camera Instr Co|Fast switching pnp transistor|
    US4157269A|1978-06-06|1979-06-05|International Business Machines Corporation|Utilizing polysilicon diffusion sources and special masking techniques|
    US4234357A|1979-07-16|1980-11-18|Trw Inc.|Process for manufacturing emitters by diffusion from polysilicon|
    US4252582A|1980-01-25|1981-02-24|International Business Machines Corporation|Self aligned method for making bipolar transistor having minimum base to emitter contact spacing|
    US4483726A|1981-06-30|1984-11-20|International Business Machines Corporation|Double self-aligned fabrication process for making a bipolar transistor structure having a small polysilicon-to-extrinsic base contact area|
    US4507847A|1982-06-22|1985-04-02|Ncr Corporation|Method of making CMOS by twin-tub process integrated with a vertical bipolar transistor|
    US4470852A|1982-09-03|1984-09-11|Ncr Corporation|Method of making CMOS device and contacts therein by enhanced oxidation of selectively implanted regions|
    US4651409A|1984-02-09|1987-03-24|Ncr Corporation|Method of fabricating a high density, low power, merged vertical fuse/bipolar transistor|
    US4702941A|1984-03-27|1987-10-27|Motorola Inc.|Gold metallization process|
    US5280188A|1985-03-07|1994-01-18|Kabushiki Kaisha Toshiba|Method of manufacturing a semiconductor integrated circuit device having at least one bipolar transistor and a plurality of MOS transistors|
    JPS61208869A|1985-03-14|1986-09-17|Nec Corp|Semiconductor device and manufacture thereof|
    JPH0126193B2|1985-03-28|1989-05-22|Tokyo Shibaura Electric Co||
    US5051805A|1987-07-15|1991-09-24|Rockwell International Corporation|Sub-micron bipolar devices with sub-micron contacts|
    US5436496A|1986-08-29|1995-07-25|National Semiconductor Corporation|Vertical fuse device|
    US4987562A|1987-08-28|1991-01-22|Fujitsu Limited|Semiconductor layer structure having an aluminum-silicon alloy layer|
    US5014242A|1987-12-10|1991-05-07|Hitachi, Ltd.|Semiconductor device for a ram disposed on chip so as to minimize distances of signal paths between the logic circuits and memory circuit|
    JPH01298765A|1988-05-27|1989-12-01|Fujitsu Ltd|Semiconductor device and manufacture thereof|
    JP2790215B2|1988-10-31|1998-08-27|株式会社日立製作所|Semiconductor integrated circuit device|
    KR900015148A|1989-03-09|1990-10-26|미다 가쓰시게|Semiconductor device|
    US5010039A|1989-05-15|1991-04-23|Ku San Mei|Method of forming contacts to a semiconductor device|
    US5801444A|1989-09-29|1998-09-01|International Business Machines Corporation|Multilevel electronic structures containing copper layer and copper-semiconductor layers|
    JPH03296993A|1990-04-16|1991-12-27|Hitachi Ltd|Semiconductor integrated circuit device, storage device and digital processor|
    US5059389A|1990-04-18|1991-10-22|A. Finkl & Sons Co.|Low alloy steel product|
    US5235204A|1990-08-27|1993-08-10|Taiwan Semiconductor Manufacturing Company|Reverse self-aligned transistor integrated circuit|
    US5118634A|1990-09-26|1992-06-02|Purdue Research Foundation|Self-aligned integrated circuit bipolar transistor having monocrystalline contacts|
    US5225372A|1990-12-24|1993-07-06|Motorola, Inc.|Method of making a semiconductor device having an improved metallization structure|
    TW520072U|1991-07-08|2003-02-01|Samsung Electronics Co Ltd|A semiconductor device having a multi-layer metal contact|
    JPH0529329A|1991-07-24|1993-02-05|Canon Inc|Manufacture of semiconductor device|
    JPH0562925A|1991-08-30|1993-03-12|Hitachi Ltd|Semiconductor integrated circuit|
    US5379171A|1991-09-25|1995-01-03|Integral Peripherals|Microminiature hard disk drive|
    JP2855919B2|1991-10-24|1999-02-10|日本電気株式会社|Semiconductor device and manufacturing method thereof|
    US5324684A|1992-02-25|1994-06-28|Ag Processing Technologies, Inc.|Gas phase doping of semiconductor material in a cold-wall radiantly heated reactor under reduced pressure|
    JPH05304262A|1992-04-27|1993-11-16|Toshiba Corp|Semiconductor device and manufacture thereof|
    US5371035A|1993-02-01|1994-12-06|Motorola Inc.|Method for forming electrical isolation in an integrated circuit device|
    US5541124A|1993-02-28|1996-07-30|Sony Corporation|Method for making bipolar transistor having double polysilicon structure|
    US5324683A|1993-06-02|1994-06-28|Motorola, Inc.|Method of forming a semiconductor structure having an air region|
    US5341016A|1993-06-16|1994-08-23|Micron Semiconductor, Inc.|Low resistance device element and interconnection structure|
    US5470801A|1993-06-28|1995-11-28|Lsi Logic Corporation|Low dielectric constant insulation layer for integrated circuit structure and method of making same|
    US5585308A|1993-12-23|1996-12-17|Sgs-Thomson Microelectronics, Inc.|Method for improved pre-metal planarization|
    JP2679639B2|1994-09-12|1997-11-19|日本電気株式会社|Semiconductor device and manufacturing method thereof|
    JP2970425B2|1994-09-26|1999-11-02|日本電気株式会社|Manufacturing method of bipolar transistor|
    US5512785A|1994-11-30|1996-04-30|Motorola, Inc.|Semiconducter device having an emitter terminal separated from a base terminal by a composite nitride/oxide layer|
    JP2629644B2|1995-03-22|1997-07-09|日本電気株式会社|Method for manufacturing semiconductor device|
    JP2914213B2|1995-03-28|1999-06-28|日本電気株式会社|Semiconductor device and manufacturing method thereof|
    US5745990A|1995-06-06|1998-05-05|Vlsi Technology, Inc.|Titanium boride and titanium silicide contact barrier formation for integrated circuits|
    US5639979A|1995-11-13|1997-06-17|Opti Inc.|Mode selection circuitry for use in audio synthesis systems|
    JP2833598B2|1996-10-18|1998-12-09|日本電気株式会社|Nonvolatile semiconductor memory device and method of manufacturing the same|
    KR19980064028A|1996-12-12|1998-10-07|윌리엄비.켐플러|Post-etch Defluorination Low Temperature Process of Metals|
    US6558739B1|1997-05-30|2003-05-06|Chartered Semiconductor Manufacturing Ltd.|Titanium nitride/titanium tungsten alloy composite barrier layer for integrated circuits|
    US6492694B2|1998-02-27|2002-12-10|Micron Technology, Inc.|Highly conductive composite polysilicon gate for CMOS integrated circuits|
    US6455937B1|1998-03-20|2002-09-24|James A. Cunningham|Arrangement and method for improved downward scaling of higher conductivity metal-based interconnects|
    US6107208A|1998-06-04|2000-08-22|Advanced Micro Devices, Inc.|Nitride etch using N2 /Ar/CHF3 chemistry|US6426265B1|2001-01-30|2002-07-30|International Business Machines Corporation|Incorporation of carbon in silicon/silicon germanium epitaxial layer to enhance yield for Si-Ge bipolar technology|
    US8754416B2|2005-11-25|2014-06-17|The Hong Hong University of Science and Technology|Method for fabrication of active-matrix display panels|
    US8338906B2|2008-01-30|2012-12-25|Taiwan Semiconductor Manufacturing Co., Ltd.|Schottky device|
    US8482101B2|2009-06-22|2013-07-09|International Business Machines Corporation|Bipolar transistor structure and method including emitter-base interface impurity|
    US8525233B1|2012-03-23|2013-09-03|Texas Instruments Incorporated|SiGe heterojunction bipolar transistor with a shallow out-diffused P+ emitter region|
    JP6304909B2|2015-01-16|2018-04-04|富士電機株式会社|Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device|
    法律状态:
    1998-04-29| AS| Assignment|Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AHN, KIE Y.;FORBES, LEONARD;REEL/FRAME:009151/0625;SIGNING DATES FROM 19980424 TO 19980427 |
    2008-04-25| FPAY| Fee payment|Year of fee payment: 4 |
    2012-06-25| REMI| Maintenance fee reminder mailed|
    2012-11-09| LAPS| Lapse for failure to pay maintenance fees|
    2012-12-10| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2013-01-01| FP| Expired due to failure to pay maintenance fee|Effective date: 20121109 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/069,668|US6815303B2|1998-04-29|1998-04-29|Bipolar transistors with low-resistance emitter contacts|US09/069,668| US6815303B2|1998-04-29|1998-04-29|Bipolar transistors with low-resistance emitter contacts|
    US10/928,240| US7268413B2|1998-04-29|2004-08-27|Bipolar transistors with low-resistance emitter contacts|
    US10/927,914| US6893933B2|1998-04-29|2004-08-27|Bipolar transistors with low-resistance emitter contacts|
    [返回顶部]